mirrors/shadPS4
1
0
Fork 0
mirror of https://github.com/shadps4-emu/shadPS4.git synced 2025-01-01 12:46:01 +00:00
Code Issues Actions 5 Packages Projects Releases Wiki Activity

shader_recompiler: Exclude non-float results from output modifiers. (#1016)

Browse source
This commit is contained in:
squidbus 2024-09-22 05:03:17 -07:00 committed by GitHub
parent 8811cc5cc6
commit a18419dd73
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 9 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

13
src/shader_recompiler/frontend/translate/translate.cpp
View file

@ -281,12 +281,15 @@ template IR::F64 Translator::GetSrc64<IR::F64>(const InstOperand&);
void Translator::SetDst(const InstOperand& operand, const IR::U32F32& value) { void Translator::SetDst(const InstOperand& operand, const IR::U32F32& value) {
IR::U32F32 result = value; IR::U32F32 result = value;
if (operand.output_modifier.multiplier != 0.f) { if (value.Type() == IR::Type::F32) {
result = ir.FPMul(result, ir.Imm32(operand.output_modifier.multiplier)); if (operand.output_modifier.multiplier != 0.f) {
} result = ir.FPMul(result, ir.Imm32(operand.output_modifier.multiplier));
if (operand.output_modifier.clamp) { }
result = ir.FPSaturate(value); if (operand.output_modifier.clamp) {
result = ir.FPSaturate(value);
}
} }
switch (operand.field) { switch (operand.field) {
case OperandField::ScalarGPR: case OperandField::ScalarGPR:
return ir.SetScalarReg(IR::ScalarReg(operand.code), result); return ir.SetScalarReg(IR::ScalarReg(operand.code), result);

3
src/shader_recompiler/frontend/translate/vector_alu.cpp
View file

@ -569,8 +569,7 @@ void Translator::V_ADDC_U32(const GcnInst& inst) {
const IR::U32 scarry = IR::U32{ir.Select(carry, ir.Imm32(1), ir.Imm32(0))}; const IR::U32 scarry = IR::U32{ir.Select(carry, ir.Imm32(1), ir.Imm32(0))};
const IR::U32 result = ir.IAdd(ir.IAdd(src0, src1), scarry); const IR::U32 result = ir.IAdd(ir.IAdd(src0, src1), scarry);
const IR::VectorReg dst_reg{inst.dst[0].code}; SetDst(inst.dst[0], result);
ir.SetVectorReg(dst_reg, result);
const IR::U1 less_src0 = ir.ILessThan(result, src0, false); const IR::U1 less_src0 = ir.ILessThan(result, src0, false);
const IR::U1 less_src1 = ir.ILessThan(result, src1, false); const IR::U1 less_src1 = ir.ILessThan(result, src1, false);