mirror of
https://github.com/shadps4-emu/shadPS4.git
synced 2025-01-16 03:45:13 +00:00
add Opcodes to switch case (#1233)
Some checks are pending
Build and Release / pre-release (push) Blocked by required conditions
Build and Release / reuse (push) Waiting to run
Build and Release / clang-format (push) Waiting to run
Build and Release / get-info (push) Waiting to run
Build and Release / windows-sdl (push) Blocked by required conditions
Build and Release / windows-qt (push) Blocked by required conditions
Build and Release / macos-sdl (push) Blocked by required conditions
Build and Release / macos-qt (push) Blocked by required conditions
Build and Release / linux-sdl (push) Blocked by required conditions
Build and Release / linux-qt (push) Blocked by required conditions
Some checks are pending
Build and Release / pre-release (push) Blocked by required conditions
Build and Release / reuse (push) Waiting to run
Build and Release / clang-format (push) Waiting to run
Build and Release / get-info (push) Waiting to run
Build and Release / windows-sdl (push) Blocked by required conditions
Build and Release / windows-qt (push) Blocked by required conditions
Build and Release / macos-sdl (push) Blocked by required conditions
Build and Release / macos-qt (push) Blocked by required conditions
Build and Release / linux-sdl (push) Blocked by required conditions
Build and Release / linux-qt (push) Blocked by required conditions
* add Opcodes to switch case
Added Opcodes to switch case, they were done here but weren't added to switch 9f79764b01 (diff-9a6c2e2027c03231e88aaaab30908baecae202661839f35c31a777fec2500c7aR659)
* clang
This commit is contained in:
parent
ec6579cb4f
commit
76644a0169
|
@ -117,6 +117,12 @@ void Translator::EmitVectorAlu(const GcnInst& inst) {
|
||||||
return V_CVT_F32_F16(inst);
|
return V_CVT_F32_F16(inst);
|
||||||
case Opcode::V_CVT_FLR_I32_F32:
|
case Opcode::V_CVT_FLR_I32_F32:
|
||||||
return V_CVT_FLR_I32_F32(inst);
|
return V_CVT_FLR_I32_F32(inst);
|
||||||
|
case Opcode::V_CVT_F32_F64:
|
||||||
|
return V_CVT_F32_F64(inst);
|
||||||
|
case Opcode::V_CVT_F64_F32:
|
||||||
|
return V_CVT_F64_F32(inst);
|
||||||
|
case Opcode::V_CVT_RPI_I32_F32:
|
||||||
|
return V_CVT_RPI_I32_F32(inst);
|
||||||
case Opcode::V_CVT_OFF_F32_I4:
|
case Opcode::V_CVT_OFF_F32_I4:
|
||||||
return V_CVT_OFF_F32_I4(inst);
|
return V_CVT_OFF_F32_I4(inst);
|
||||||
case Opcode::V_CVT_F32_UBYTE0:
|
case Opcode::V_CVT_F32_UBYTE0:
|
||||||
|
|
Loading…
Reference in a new issue