mirrors/shadPS4
1
0
Fork 0
mirror of https://github.com/shadps4-emu/shadPS4.git synced 2024-12-29 11:06:07 +00:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

shader_recompiler: Add asserts for get/set register bounds. (#1336)

Browse source
This commit is contained in:
squidbus 2024-10-10 13:14:50 -07:00 committed by GitHub
parent dcc4057dd8
commit 21eb175aa1
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 7 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/shader_recompiler/ir/ir_emitter.cpp
View file

@ -130,19 +130,23 @@ void IREmitter::DeviceMemoryBarrier() {
} }
U32 IREmitter::GetUserData(IR::ScalarReg reg) { U32 IREmitter::GetUserData(IR::ScalarReg reg) {
ASSERT(static_cast<u32>(reg) < IR::NumScalarRegs);
return Inst<U32>(Opcode::GetUserData, reg); return Inst<U32>(Opcode::GetUserData, reg);
} }
U1 IREmitter::GetThreadBitScalarReg(IR::ScalarReg reg) { U1 IREmitter::GetThreadBitScalarReg(IR::ScalarReg reg) {
ASSERT(static_cast<u32>(reg) < IR::NumScalarRegs);
return Inst<U1>(Opcode::GetThreadBitScalarReg, reg); return Inst<U1>(Opcode::GetThreadBitScalarReg, reg);
} }
void IREmitter::SetThreadBitScalarReg(IR::ScalarReg reg, const U1& value) { void IREmitter::SetThreadBitScalarReg(IR::ScalarReg reg, const U1& value) {
ASSERT(static_cast<u32>(reg) < IR::NumScalarRegs);
Inst(Opcode::SetThreadBitScalarReg, reg, value); Inst(Opcode::SetThreadBitScalarReg, reg, value);
} }
template <> template <>
U32 IREmitter::GetScalarReg(IR::ScalarReg reg) { U32 IREmitter::GetScalarReg(IR::ScalarReg reg) {
ASSERT(static_cast<u32>(reg) < IR::NumScalarRegs);
return Inst<U32>(Opcode::GetScalarRegister, reg); return Inst<U32>(Opcode::GetScalarRegister, reg);
} }
@ -153,6 +157,7 @@ F32 IREmitter::GetScalarReg(IR::ScalarReg reg) {
template <> template <>
U32 IREmitter::GetVectorReg(IR::VectorReg reg) { U32 IREmitter::GetVectorReg(IR::VectorReg reg) {
ASSERT(static_cast<u32>(reg) < IR::NumVectorRegs);
return Inst<U32>(Opcode::GetVectorRegister, reg); return Inst<U32>(Opcode::GetVectorRegister, reg);
} }
@ -162,11 +167,13 @@ F32 IREmitter::GetVectorReg(IR::VectorReg reg) {
} }
void IREmitter::SetScalarReg(IR::ScalarReg reg, const U32F32& value) { void IREmitter::SetScalarReg(IR::ScalarReg reg, const U32F32& value) {
ASSERT(static_cast<u32>(reg) < IR::NumScalarRegs);
const U32 value_typed = value.Type() == Type::F32 ? BitCast<U32>(F32{value}) : U32{value}; const U32 value_typed = value.Type() == Type::F32 ? BitCast<U32>(F32{value}) : U32{value};
Inst(Opcode::SetScalarRegister, reg, value_typed); Inst(Opcode::SetScalarRegister, reg, value_typed);
} }
void IREmitter::SetVectorReg(IR::VectorReg reg, const U32F32& value) { void IREmitter::SetVectorReg(IR::VectorReg reg, const U32F32& value) {
ASSERT(static_cast<u32>(reg) < IR::NumVectorRegs);
const U32 value_typed = value.Type() == Type::F32 ? BitCast<U32>(F32{value}) : U32{value}; const U32 value_typed = value.Type() == Type::F32 ? BitCast<U32>(F32{value}) : U32{value};
Inst(Opcode::SetVectorRegister, reg, value_typed); Inst(Opcode::SetVectorRegister, reg, value_typed);
} }