mirrors/shadPS4
1
0
Fork 0
mirror of https://github.com/shadps4-emu/shadPS4.git synced 2024-10-20 23:00:03 +00:00
Code Issues Actions 3 Packages Projects Releases Wiki Activity

Implement V_READFIRSTLANE_B32 (#681)

Browse source 
* Implement V_READFIRSTLANE_B32

* refactor
This commit is contained in:
Grégoire Hage 2024-09-01 20:49:42 +02:00 committed by GitHub
parent e4d8857eb5
commit 1bd9317509
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
3 changed files with 10 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/shader_recompiler/backend/spirv/emit_spirv_warp.cpp
View file

@ -23,7 +23,7 @@ Id EmitQuadShuffle(EmitContext& ctx, Id value, Id index) {
}
Id EmitReadFirstLane(EmitContext& ctx, Id value) {
UNREACHABLE();
return ctx.OpGroupNonUniformBroadcastFirst(ctx.U32[1], SubgroupScope(ctx), value);
}
Id EmitReadLane(EmitContext& ctx, Id value, u32 lane) {

10
src/shader_recompiler/frontend/translate/data_share.cpp
View file

@ -167,8 +167,14 @@ void Translator::S_BARRIER() {
}
void Translator::V_READFIRSTLANE_B32(const GcnInst& inst) {
ASSERT(info.stage != Stage::Compute);
SetDst(inst.dst[0], GetSrc(inst.src[0]));
const IR::ScalarReg dst{inst.dst[0].code};
const IR::U32 value{GetSrc(inst.src[0])};
if (info.stage != Stage::Compute) {
ir.SetScalarReg(dst, value);
} else {
ir.SetScalarReg(dst, ir.ReadFirstLane(value));
}
}
void Translator::V_READLANE_B32(const GcnInst& inst) {

2
src/shader_recompiler/ir/opcodes.inc
View file

@ -340,6 +340,6 @@ OPCODE(ImageAtomicExchange32, U32, Opaq
OPCODE(LaneId, U32, )
OPCODE(WarpId, U32, )
OPCODE(QuadShuffle, U32, U32, U32 )
OPCODE(ReadFirstLane, U32, U32, U32 )
OPCODE(ReadFirstLane, U32, U32, )
OPCODE(ReadLane, U32, U32, U32 )
OPCODE(WriteLane, U32, U32, U32, U32 )