mirrors/shadPS4
1
0
Fork 0
mirror of https://github.com/shadps4-emu/shadPS4.git synced 2025-01-01 12:46:01 +00:00
Code Issues Actions 5 Packages Projects Releases Wiki Activity

Implement V_BFM_B32 and V_FFBH_U32 (#663)
Some checks are pending
Reuse / reuse (push) Waiting to run
Details
Clang Format / clang-format (push) Waiting to run
Details
Linux-Qt / build (push) Waiting to run
Details
Linux / build (push) Waiting to run
Details
macOS-Qt / build (push) Waiting to run
Details
macOS / build (push) Waiting to run
Details
Windows-Qt / build (push) Waiting to run
Details
Windows / build (push) Waiting to run
Details

Browse source 
* Implement V_BFM_B32

* Render.Recompiler: Implement V_FFBH_U32

* fix clang-format
This commit is contained in:
baggins183 2024-09-01 12:20:42 -07:00 committed by GitHub
parent f514fdfd18
commit 101aeb920d
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 27 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/shader_recompiler/frontend/translate/translate.h
View file

@ -189,6 +189,8 @@ public:
void V_CMP_CLASS_F32(const GcnInst& inst);
void V_FFBL_B32(const GcnInst& inst);
void V_MBCNT_U32_B32(bool is_low, const GcnInst& inst);
void V_BFM_B32(const GcnInst& inst);
void V_FFBH_U32(const GcnInst& inst);
// Vector Memory
void BUFFER_LOAD(u32 num_dwords, bool is_typed, const GcnInst& inst);

25
src/shader_recompiler/frontend/translate/vector_alu.cpp
View file

@ -311,6 +311,11 @@ void Translator::EmitVectorAlu(const GcnInst& inst) {
return V_MBCNT_U32_B32(false, inst);
case Opcode::V_NOP:
return;
case Opcode::V_BFM_B32:
return V_BFM_B32(inst);
case Opcode::V_FFBH_U32:
return V_FFBH_U32(inst);
default:
LogMissingOpcode(inst);
}
@ -964,4 +969,24 @@ void Translator::V_MBCNT_U32_B32(bool is_low, const GcnInst& inst) {
SetDst(inst.dst[0], ir.LaneId());
}
void Translator::V_BFM_B32(const GcnInst& inst) {
// bitmask width
const IR::U32 src0{ir.BitFieldExtract(GetSrc(inst.src[0]), ir.Imm32(0), ir.Imm32(4))};
// bitmask offset
const IR::U32 src1{ir.BitFieldExtract(GetSrc(inst.src[1]), ir.Imm32(0), ir.Imm32(4))};
const IR::U32 ones = ir.ISub(ir.ShiftLeftLogical(ir.Imm32(1), src0), ir.Imm32(1));
SetDst(inst.dst[0], ir.ShiftLeftLogical(ones, src1));
}
void Translator::V_FFBH_U32(const GcnInst& inst) {
const IR::U32 src0{GetSrc(inst.src[0])};
// Gcn wants the MSB position counting from the left, but SPIR-V counts from the rightmost (LSB)
// position
const IR::U32 msb_pos = ir.FindUMsb(src0);
const IR::U32 pos_from_left = ir.ISub(ir.Imm32(31), msb_pos);
// Select 0xFFFFFFFF if src0 was 0
const IR::U1 cond = ir.INotEqual(src0, ir.Imm32(0));
SetDst(inst.dst[0], IR::U32{ir.Select(cond, pos_from_left, ir.Imm32(~0U))});
}
} // namespace Shader::Gcn