mirror of
https://github.com/shadps4-emu/shadPS4.git
synced 2025-01-19 04:58:27 +00:00
71 lines
3 KiB
C++
71 lines
3 KiB
C++
|
// SPDX-FileCopyrightText: Copyright 2021 yuzu Emulator Project
|
||
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
||
|
|
|
||
|
|
#include "shader_recompiler/backend/spirv/emit_spirv_instructions.h"
|
||
|
|
#include "shader_recompiler/backend/spirv/spirv_emit_context.h"
|
||
|
|
|
||
|
|
namespace Shader::Backend::SPIRV {
|
||
|
|
namespace {
|
||
|
|
std::pair<Id, Id> AtomicArgs(EmitContext& ctx) {
|
||
|
|
const Id scope{ctx.ConstU32(static_cast<u32>(spv::Scope::Device))};
|
||
|
|
const Id semantics{ctx.u32_zero_value};
|
||
|
|
return {scope, semantics};
|
||
|
|
}
|
||
|
|
|
||
|
|
Id ImageAtomicU32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value,
|
||
|
|
Id (Sirit::Module::*atomic_func)(Id, Id, Id, Id, Id)) {
|
||
|
|
const auto& texture = ctx.images[handle & 0xFFFF];
|
||
|
|
const Id pointer{ctx.OpImageTexelPointer(ctx.image_u32, texture.id, coords, ctx.ConstU32(0U))};
|
||
|
|
const auto [scope, semantics]{AtomicArgs(ctx)};
|
||
|
|
return (ctx.*atomic_func)(ctx.U32[1], pointer, scope, semantics, value);
|
||
|
|
}
|
||
|
|
} // Anonymous namespace
|
||
|
|
|
||
|
|
Id EmitImageAtomicIAdd32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value) {
|
||
|
|
return ImageAtomicU32(ctx, inst, handle, coords, value, &Sirit::Module::OpAtomicIAdd);
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicSMin32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value) {
|
||
|
|
return ImageAtomicU32(ctx, inst, handle, coords, value, &Sirit::Module::OpAtomicSMin);
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicUMin32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value) {
|
||
|
|
return ImageAtomicU32(ctx, inst, handle, coords, value, &Sirit::Module::OpAtomicUMin);
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicSMax32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value) {
|
||
|
|
return ImageAtomicU32(ctx, inst, handle, coords, value, &Sirit::Module::OpAtomicSMax);
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicUMax32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value) {
|
||
|
|
return ImageAtomicU32(ctx, inst, handle, coords, value, &Sirit::Module::OpAtomicUMax);
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicInc32(EmitContext&, IR::Inst*, u32, Id, Id) {
|
||
|
|
// TODO: This is not yet implemented
|
||
|
|
throw NotImplementedException("SPIR-V Instruction");
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicDec32(EmitContext&, IR::Inst*, u32, Id, Id) {
|
||
|
|
// TODO: This is not yet implemented
|
||
|
|
throw NotImplementedException("SPIR-V Instruction");
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicAnd32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value) {
|
||
|
|
return ImageAtomicU32(ctx, inst, handle, coords, value, &Sirit::Module::OpAtomicAnd);
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicOr32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value) {
|
||
|
|
return ImageAtomicU32(ctx, inst, handle, coords, value, &Sirit::Module::OpAtomicOr);
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicXor32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value) {
|
||
|
|
return ImageAtomicU32(ctx, inst, handle, coords, value, &Sirit::Module::OpAtomicXor);
|
||
|
|
}
|
||
|
|
|
||
|
|
Id EmitImageAtomicExchange32(EmitContext& ctx, IR::Inst* inst, u32 handle, Id coords, Id value) {
|
||
|
|
return ImageAtomicU32(ctx, inst, handle, coords, value, &Sirit::Module::OpAtomicExchange);
|
||
|
|
}
|
||
|
|
|
||
|
|
} // namespace Shader::Backend::SPIRV
|