mirror of
https://github.com/PabloMK7/citra.git
synced 2024-12-29 11:06:12 +00:00
added a memory mapped option for HLE
This commit is contained in:
parent
02fbd42e7f
commit
9a9b7b289a
|
@ -19,19 +19,22 @@ enum {
|
|||
MEM_AXI_WRAM_SIZE = 0x00080000, ///< AXI WRAM size
|
||||
MEM_FCRAM_SIZE = 0x08000000, ///< FCRAM size... Really 0x07E00000, but power of 2
|
||||
// works much better
|
||||
MEM_SCRATCHPAD_SIZE = 0x00004000, ///< Typical stack size - TODO: Read from exheader
|
||||
MEM_SCRATCHPAD_SIZE = 0x00004000, ///< Typical stack size - TODO: Read from exheader
|
||||
|
||||
MEM_VRAM_MASK = 0x007FFFFF,
|
||||
MEM_FCRAM_MASK = (MEM_FCRAM_SIZE - 1), ///< FCRAM mask
|
||||
MEM_SCRATCHPAD_MASK = (MEM_SCRATCHPAD_SIZE - 1), ///< Scratchpad memory mask
|
||||
|
||||
MEM_FCRAM_PADDR = 0x20000000, ///< FCRAM physical address
|
||||
MEM_FCRAM_PADDR_END = (MEM_FCRAM_PADDR + MEM_FCRAM_SIZE), ///< FCRAM end of physical space
|
||||
MEM_FCRAM_VADDR = 0x08000000, ///< FCRAM virtual address
|
||||
MEM_FCRAM_VADDR_END = (MEM_FCRAM_VADDR + MEM_FCRAM_SIZE), ///< FCRAM end of virtual space
|
||||
MEM_FCRAM_PADDR = 0x20000000, ///< FCRAM physical address
|
||||
MEM_FCRAM_PADDR_END = (MEM_FCRAM_PADDR + MEM_FCRAM_SIZE), ///< FCRAM end of physical space
|
||||
MEM_FCRAM_VADDR = 0x08000000, ///< FCRAM virtual address
|
||||
MEM_FCRAM_VADDR_END = (MEM_FCRAM_VADDR + MEM_FCRAM_SIZE), ///< FCRAM end of virtual space
|
||||
|
||||
MEM_VRAM_VADDR = 0x1F000000,
|
||||
MEM_SCRATCHPAD_VADDR = (0x10000000 - MEM_SCRATCHPAD_SIZE), ///< Scratchpad virtual address
|
||||
|
||||
MEM_OSHLE_VADDR = 0xC0000000, ///< Memory for use by OSHLE accessible by appcore CPU
|
||||
MEM_OSHLE_SIZE = 0x08000000, ///< ...Same size as FCRAM for now
|
||||
};
|
||||
|
||||
////////////////////////////////////////////////////////////////////////////////////////////////////
|
||||
|
|
Loading…
Reference in a new issue